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Abstract 
The methodologies used to mitigate obsolescence have changed very little since they were initially proposed in the early obsolescence 
management documents and specifications. However, recently there has been a noticeable shift in the techniques which need to be used. This is 
partly due to the economic climate under which we are operating today. But other factors such as the stability in the defense threat are also 
coming into effect. The through life plans no long assume that mid-life upgrades and technology insertions are part of the process. Also, as the 
consumer market continues to reduce its product life spans, the high reliability market is definitely moving the other way. Whether this is 
actually a new policy or just a reflection of what has been happening for some time now with repeated life extensions remains to be debated. 
 
The result of these changes in through life policies on the obsolescence community has been quite profound. The emphasis has most definitely 
moved away from providing a low cost solution to “bridge” the time-span until the next planned upgrade or technology insertion. The solution 
itself today now needs to be well protected with regard to obsolescence, not necessarily with components which will last forever but by using 
design techniques which recognise the inevitability of obsolescence.  
 
Of course the cost of the solution is an important factor, however this should now be a through life cost. The principles of software protection, 
reductions in regression testing and re-qualification remain a corner stone in providing a cost effective solution. However, today more emphasis 
must be given to the type of solution that is chosen, if escalating expenditure is not to be occurred in the future to recover the situation again 
and again.  
 
This paper will examine how Configurable Obsolescence Mitigation Methodologies can be used to provide not only a cost effective solution, 
but one which meets the new product life philosophies. Using practical examples to illustrate methodology, it will show how these techniques 
can be integrated into both obsolescence and through life management plans, not just during obsolescence mitigation but at the initial design 
phase.  It will show that the techniques are a legitimate substitution to technology insertion and planned up-grades when pro-active 
obsolescence management plans are produced. 
 
© 2013 The Authors. Published by Elsevier B.V. 
Selection and peer-review under responsibility of the International Scientific Committee of the "2nd International Through-life Engineering 
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1. Introduction 
The continued search for cost effect solutions to the ever-
increasing problems of electronic component obsolescence is, 
today, becoming more relevant due to the dictates of the 
economic climate.  However, what is noticeable now, as 
compared with the turn of the century when these problems 
were starting to occupy the thoughts of engineers, is the 
increase in the complexity of the problems encountered.  
However one of the established techniques, from the original 
papers on obsolescence mitigation and pro-active 
obsolescence management [1, 2], which has been largely 
ignored, may provide a way to meet these twenty first century 
challenges.  That technique is emulation. 
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So what is emulation and how can it help with the mitigation 
of obsolescence problems? Emulation is the replacement of a 
device with another or combination of other devices so as to 
provide a form fit and function replacement. Designed 
correctly, this device following the appropriate functional, 
mechanical and environmental testing can be introduced into 
the system without the need for long and expensive regression 
test programs. In addition where, software is involved, the 
original investment into this can be protected with the 
provision of hardware alone, as it will be able to provide the 
same functionality, and more importantly, the same timing as 
the now obsolete component.  
However, it has become more obvious, that no matter how 
good this technique is, another element has been introduced 
into the solution requirements – that of design longevity or at 
the very least design supportability meaning that this 
technique alone will no longer be sufficient. However if the 
principles of emulation are combined with that of layered 
modular design, to form a configurable obsolescence solution, 
then the results can be products which will not only meet all 
of the form fit and function requirements but have a truly 
supportable life. To understand this fusion we need to 
examine the two elements. 
2. Layered Modular Design  
The principles of layered modular design, while being  
 
Fig. 1. Layered Modular Design 
 
quite simple and in most cases logical, are rarely used during 
the design process and surprisingly, where the resultant 
product is an obsolescence mitigation scheme. In many ways 
it is just the application of the communications Hierarchical 
Internetworking Model, or three-layer model [3], in electronic 
design. Simply explained, the design is split into three easily 
defined areas; Interface, Utilities and Core and each of these 
areas treated as a separate design and, where desirable, by 
different teams with different skill sets. Before we move on 
we need to examine what is usually contained within each of 
the three modules. 
 
2.1 Intelligent Core 
This module will contain the circuitry which primarily meets 
the form fit and function requirements of the device. It can 
range from a collection of discrete components to either a 
Complex Programmable Logic Device (CPLD) or Field 
Programmable Gate Array (FPGA). It is this core which will 
drive the specification for both the interface and especially the 
utilities modules. However it is this functionality which must 
be protected if the solution or design is to have longevity. 
 
2.2  Input / Outputs (I/Os)  
The I/O or Interface module is the interface between the 
design and the outside world. It will control the various 
communications standards and interface speeds and levels. 
Once implemented, its outward looking face will never need 
to change, but if the overall design is to have longevity it 
should be designed in such a way, or with components, that 
can be adapted if the requirements of the core need to be 
changed at a later date. At this point in time in obsolescence 
mitigation design, this module is generally concerned with 
matching slow 5v signals with today’s low voltage high speed 
component interfaces. It can also provide the human interface 
between the intelligent core and the operator and this will be 
illustrated later in one of the practical examples. 
 
2.2 Utilities 
The utilities module contains all of the circuitry which is 
required to support both the intelligent core and the I/O 
module which interfaces with the rest of the circuit or the 
human interface. It generally contains the power supply 
regulation modules, which tend to be required as modern 
cores are now operational at much lower voltages, 
configuration devices, clock sources and comparators. I do 
not include de-coupling as these tend to be specific to the 
intelligent core. There is however another element which 
should always be included if an FPGA or CPLD is to be used, 
that is an IEEE 1149.1 Standard Test Access Port more 
commonly know as a JTAG port, or some other form of re-
programming and/or communication with the new design. 
3. Emulation 
This, much neglected technique was one the first to be 
introduced into obsolescence management programs, 
especially in the United States. It simply consists of replacing 
the original circuit with another design which can result in a 
form fit and function replacement. This can be achieved in a 
number of ways depending on the complexity of the design to 
be emulated. 
• Replacement with a simple combination of 
discrete components. This is often achievable as 
component size has much reduced. 
• Replacement with discrete components with an 
intelligent core such as a low end micro-
controller. 
• The use of complex CPLDs and / or FPGAs. 
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Whatever way is chosen then the initial step is to decide 
exactly what needs to be emulated.  
 
The question, “why did he do that?” or, more commonly 
these days, “why did he use that?” is perhaps the most 
commonly used enquiry when examining systems to be 
emulated. It is very rare that we are able to confront the 
original design engineer to ask these questions. Therefore we 
are left with engineering deduction. During this process of 
deduction we are going to be up against a number of factors 
that will probably have very little direct influence in finding a 
replacement for the original component. Some of these factors 
apply more to mechanical problems and some more to 
electrical or electronic.  
 
The major influence on what has been used is pure 
favoritism. As engineers we know what we like and we like 
what we know. University education plays a large part in this 
influence where perhaps, due to many reasons, emphasis was 
placed on only a limited number of manufactures. Ease of use 
of websites can also influence choice where they are used to 
assist component selection. Therefore if those companies do 
not stock a range of components then they will not be 
considered. If we think that we have it bad now, then consider 
the same job in the future. Many companies have today 
introduced computerised preferred component selection 
systems. Therefore any choice of component will be a real 
compromise and is likely to bare no real correlation with the 
actual requirements. The only answer we can introduce is to 
fully document the choice of component and its base 
requirement. 
 
So is this re-examination possible?  Most definitely yes and it 
is, in most cases, a lot easier than it sounds, so long as the 
correct questions are asked. Remember we are not looking for 
a design to replace the existing device but a design to match 
the existing requirements. 
4. Design Process 
It is useful at this stage to concentrate on a complex design 
which utilizes an FPGA as its central intelligent core, as this 
will cover the full range of processes which need to be 
undertaken and the decisions which need to made.  
 
4.1 Design Scope 
Before any choices are made on whether the design is to be 
accomplished with discrete components or needs an 
intelligent core, the design needs to be scoped. This process 
will accurately determine the number and nature of all the 
inputs and outputs, and the functionality that needs to be 
included (included that is to satisfy the operational needs and 
not the original device or circuit). With an accurate scope the 
design can then be partitioned.  With a definite eye on the 
future, those items which are not part of the intelligent core 
should be placed in one or the other of the two modules. In 
this way supportability and longevity of operation can be 
guaranteed. Knowing exactly what the central core needs to 
do is essential before the next part of the process is started. 
Having eliminated the possibility of using discrete circuitry 
and determined that the way forward is to use an FPGA type 
device then the first decision to be made is which FPGA 
 
 
4.2. Device Choice 
There are a number of areas which need to be considered 
when selecting a FPGA to replace an ageing logic design, if it 
is going to integrate into the existing design with the 
minimum of disruption. It is highly unlikely that a perfect 
replacement can be found but, at least, at the beginning of the 
integration phase, the problematic areas would have been 
previously identified.  
 
• Functionality 
The functional capability of the new device is solely 
determined by the complexity of the original design. The 
point to note is that the device needs only to have the 
capability to meet the original design requirements and NOT 
the requirements of the original device or design. In many 
cases the original design has a far greater capability than was 
actually required.  Generally if the new device is matched to 
the design requirement then the resultant adapter design can 
be considerably easier. 
 
• Speed 
The speed of any replacement device will undoubtedly be far 
superior to the original used due to the improvements in 
current manufacturing techniques. However the question 
should be asked as to whether the rest of the design can 
handle these increases in response and access times. Usually 
delays can be incorporated within the software of the new 
design, but it does need to be considered at the selection stage 
as not all devices can provide this type of code.  
 
• Code Storage 
A lot of existing Application Specific Integrated Circuit 
(ASIC) and CPLD devices do not contain on chip memory for 
code storage and this is normally accomplished using a 
separate memory chip. Although these chips will have 
sufficient storage, the usual problem is the memory’s 
relatively slow access times which can provide a number of 
problems for the new device. There are normally three 
solutions: abandon the memory chip and select an FPGA with 
on-board code storage, incorporate a compatible memory as 
part of the adapter or provide an adapter with a faster memory 
device to replace the existing code storage medium. 
Programming the memory will be considered as part of the 
utilities module. Of course if the device to be replaced is not a 
CPLD or FPGA then some form of configuration device, 
either imbedded or separate will have to be provided. 
 
• Core Voltage 
The selection of the new device need not be constrained by 
the motherboard operating voltage. It is common place 
nowadays to include circuitry to adjust (usually down but not 
always) the in-coming voltage to the adapter to match the core 
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voltage level (VccCore) of the new device. This of course will 
form part of the utilities specification.  
 
• I/O Levels 
Although it can be a relatively simple job to change the 
voltage used for the core supply of the new device, careful 
consideration must be given to the compatibility of the new 
device to the existing circuitry with respect to I/O levels. The 
common problem is that the existing design uses Transistor 
Transistor Logic (TTL) levels and the new device operates at 
either 3.3v or even 1.8 volts. Although the I/Os can be TTL 
‘tolerant’, whereas inputs can operate with the existing levels, 
it can mean that the output levels are not high enough to drive 
the existing circuits. Some devices allow the provision of I/O 
power levels which are different to the core voltage, and in 
some cases it can be possible to provide drivers to adjust the 
new levels to an acceptable level, but is usually constrained to 
small numbers of outputs.  
 
• Package Size 
Within reason the smallest physical package, which meets the 
requirements, should be selected however this will have an 
effect on the package pitch. This does not normally present 
issues unless a very fine pitch Ball Grid Array (BGA) is 
selected. The FPGA device is usually the main contributing 
factor with respect to the overall size of the adapter, which 
may or may not be a design constraint. 
 
4.3 Core Design 
It is my belief that this module should be kept as simple as 
possible. To this end apart from de-coupling circuitry, which 
tends to be very device specific these days, the module should 
only contain the intelligent device itself. One of the main 
reasons for this is that the documentation of the core’s 
functionality can now be transferrable into the future 
iterations of the solution. In the case of FPGA / CPLD design 
this documentation is likely to be Very High Speed Integrated 
Circuits Hardware Description Language (VHDL) or Verilog. 
In doing this upgrade and replacement in the future to ensure 
longevity will be made considerably easier. Although, even 
where simpler discrete designs are to be used, their 
documentation in a transferrable language is essential if future 
support is to be accomplished. 
  
4.4 Module Specification 
With the core device chosen specifications can now be 
prepared for the other two modules which make up part of the 
overall design, the interface and the utilities modules. It has 
been commented that, as the specification for these modules 
are highly unlikely to change unless the core changes, why do 
they need to be separated? The answer is the technology on 
which they tend to rely as their subsequent road paths and rate 
of change can be vastly different. It could well be the fact that 
the interface matching required could change several times 
without the core changing due to the availability of circuitry 
which has been designed to meet specific standards. Power 
regulators and clock generation are far more stable while 
configuration devices will remain available while the FPGA, 
for which it has been designed to support, remains current. 
4.5 The Design 
The process from now on is straightforward. But with the 
design segmented it does mean that the separate parts can be 
undertaken by the various different specialist teams. The skills 
required for a complex logic analysis for the core design and 
the interpretation of standardised interface requirements can 
be large indeed. With the schematics completed a design can 
now be undertaken where the physical and environmental 
constraints can be considered. The most severe of these tends 
to be the physical size available in the x, y and z planes, if the 
solution is to be a form fit and function replacement. Care and 
thought is also given at this stage to future trends. Whereas 
further lowering of core voltages will not normally present a 
space issue if a re-design is required in the future; further 
interface matching will do. Perhaps it is time at this design 
stage to consider future trends and use standards which will 
have a longer life than those whose design is simpler. 
5. Practical Examples 
Three examples are given of configurable obsolescence 
mitigations ranging from a simple emulation using discrete 
components though to a complex FPGA design. 
 
 
 
Fig. 2. a) Simple Emulation        b) Discrete Components and Intelligent Core 
 
5.1 Simple Emulation 
This had started its life as an ASIC. Analysis of the design 
had shown that the requirement could be reduced to three 
simple logic devices. This had been achieved by removing a 
large part of the functionality of the original device which had 
been unused in the application. Although it is considered 
highly unlikely that the discrete devices used will become 
obsolete the design has been documented in VHDL. It now 
reflects the actual requirement. The resultant solution is a 
form fit and function replacement. 
 
5.2 Discrete Components and Intelligent Core  
This example illustrated two aspects. The first is the use of 
discrete components to form the human interface and also the 
use of an intelligent core to provide control. Designed to 
replace the Texas Instruments TIL311 intelligent display the 
design has used individual 0402 sized Light Emitting Diodes 
(LEDS) to provide the human interface while the intelligent 
core has been written in VHDL and implemented on a small 
micro-controller. In this case the micro-controller is able to 
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operate on the original supply voltage but provision has been 
made on the underside to include power regulation if and 
probably when the micro-controller, whose functionality is 
protected by the VHDL, needs to be changed.  
 
5.3 Complex Design using FPGA 
The final example shows a complex design and also illustrates 
how the life of an initial solution can be extended to provide 
longevity, when components used in the first scheme become 
obsolete.  The design started life as an ASIC in an extended 
pin grid array package. Some 10 years ago, due to changes 
required in the manufacturing process, due to wafer 
thicknesses availability, the package was analysed and 
redesigned using an early FPGA. Although a small number of 
interface compatibility changes were required, both the 
interface and utilities modules were quite simple. The 
configuration device being the only component of the later 
module.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. a)  Complex Design 1999            b)  Complex Design 2013 
 
With the functionality of the design protected, in this case 
using schematics, the process to re-target was mostly 
concerned with the interface and utilities modules. Now there 
are two separate power regulation circuits, JTAG, a 
configuration device and an array of interface matching 
circuits as the new FPGA device no longer supports 5v I/Os. 
To protect future iterations the code was transferred into 
VHDL. The choice of interface matching design was such that 
future generations of FPGA, which will undoubtably use 
lower voltage I/O specifications, can be supported. The life 
expectancy of this device is at least another 15 years. 
6. Conclusions 
Using configurable mitigation methodologies enables 
solution provision to be undertaken in a structured and logical 
way which not only eases the design process but provides a 
structure for future supportability. It has the added benefit of 
introducing a requirement analysis phase which enables the 
definition of the true operational requirement and not just 
what has been previously used. This can, in many cases 
reduce the complexity of the mitigation design enabling more 
suitable solutions. It also provides the mechanisms to 
accurately document the design and, by the use of VHDL and 
or Verilog let that design be transferrable to another 
implementation at a later date if required thus ensuring 
longevity. 
 
It can be argued that if the process was used during the 
initial design then future obsolescence mitigation would be far 
simpler. This would especially be the case if decisions on 
component usage and actual hardware requirements were 
documented at the time. If these design requirements were 
also recorded in a transferrable language such as VHDL then 
the complexity of problem solving in the future could be 
reduced.   
 
The need for the replacement of obsolete components will 
always be there. Intelligent cores do not by their nature have a 
long life but with care and thought their support can be 
guaranteed especially when fused with layered modular 
design. By separating the interfaces and utilities elements 
from the core results in the definition, selection and 
subsequent replacement of this device being solely dependent 
on the operational requirements of the circuit leaving the other 
parts to be designed once this core has been established.  
 
References 
[1] McDermott J, Shearer J, Tomczykowski W.   “Resolution 
Cost Factors For Diminishing Manufacturing Sources And 
Material Shortages”. Defense MicroElectronics Activity 
(DMEA) Feb 1999. 
[2] The Ministry of Defence Directorate of Standardization. 
“Defense Standard 00-71 Iss. 2; Obsolescence Management”. 
Defence Procurement Agency. Jan 2001. 
 
[3] Raza K, Turner M.  “Cisco Network Topology and 
Design”. Cisco Press 2002. 
 
 
 
 
 
 
 
 
